Physical design automation system and process for designing integrated circuit chips using highly parallel sieve optimization with multiple "jiggles"патент